Regviz

Silicon Labs /EFR32MG24A010F1536GM40 /DPLL0_S /EN

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as EN

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32MG24A010F1536GM40/DPLL0_S/EN#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (EN)EN 0 (DISABLING)DISABLING

Description

No Description

Fields

EN

Module Enable
DISABLING

Disablement Busy Status

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data